NXP Semiconductors /MIMXRT1021 /IOMUXC /SW_MUX_CTL_PAD_GPIO_AD_B1_08

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_AD_B1_08

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_AD_B1_08 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: LPI2C2_SCL of instance: lpi2c2

1 (ALT1): Select mux mode: ALT1 mux port: FLEXPWM1_PWMA01 of instance: flexpwm1

2 (ALT2): Select mux mode: ALT2 mux port: LPUART2_TX of instance: lpuart2

3 (ALT3): Select mux mode: ALT3 mux port: SAI1_TX_DATA02 of instance: sai1

4 (ALT4): Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO07 of instance: flexio1

5 (ALT5): Select mux mode: ALT5 mux port: GPIO1_IO24 of instance: gpio1

6 (ALT6): Select mux mode: ALT6 mux port: LPSPI3_PCS2 of instance: lpspi3

7 (ALT7): Select mux mode: ALT7 mux port: XBAR1_INOUT12 of instance: xbar1

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_AD_B1_08

Links

() ()